Abstract. In this paper, a low-power analog front-end (AFE) of BJT-based temperature sensor for implanted Radio Frequency Identification (RFID) is designed. Firstly, the architecture of BJT-based temperature sensor is described. Then a low-power bias circuit in the AFE is proposed to reduce the power consumption, and the bipolar core is optimized to improve the inaccuracy of temperature sensor. At last, the simulation is performed and the chip is fabricated in SMIC 0.18μm technology. The current is 2.6μA with a supply voltage of 1.8V and the current is 1μA when the circuit is disabled. The inaccuracy is 0.6°C from 25°C to 45°C. The power supply rejection ratio (PSRR) is 50dB at DC and 37dB at 1MHz respectively.
Introduction
Radio Frequency Identification (RFID) is a technology that realizes non-contact object identification. Implanted RFID combines temperature sensor with RFID technology to monitor animal's temperature. Since the battery cannot be implanted into the animal body and cannot be replaced, the passive RFID tags are adopted. For the implanted RFID tags with temperature sensnor, the power is a significant parameter [1] .
Delay-line-based and ring-oscillator-based temperature sensors can be quite energy-efficient. However, they need two-point calibration to achieve an inaccuracy below ±1°C [2, 3] . BJT-based temperature sensor requires only one-point calibration to achieve an inaccuracy below ±0.2°C and draws less than 10 μA [4, 5, 6] .
In this paper, a low-power analog front-end (AFE) of BJT-based sensor for RFID temperature sensing is proposed, which can generate a proportional-to-absolute-temperature (PTAT) voltage and a complementary-to-absolute-temperature (CTAT) voltage. Chopper technique and dynamic element matching (DEM) are adopted to reduce the mismatch-related errors. To reduce the power consumption, the g m /I D methodology, the self-biasing scheme and an enable control circuit are used.
In the next part, the architecture is described in detail. Part III describes the design of the analog-end of BJT-based temperture sensor. Simulation results are presented in Part IV. The conclusions are presented in Part V.
Architecture Description
The block diagram of BJT-based temperature sensor is shown in Fig. 1 [7] . It consists of three main parts, an AFE, an ADC and a scaling module. The AFE generates V BE (CTAT) voltage and ΔV BE (PTAT) voltage. These voltages are processed by the ADC and scaling module, then the temperature D out can be obtained.
For implanted RFID, the AFE must be energy-efficient. Moreover, the nonlinearity of V BE and ΔV BE must be reduced. To meet the extreme low-power requirements of implanted RFID, the g m /I D methodology and the self-biasing scheme are used to decrease the power consumption of the amplifier in the bias circuit. Moreover, an enable control circuit is added to reduce the power consumption dramatically when measurement is not required. To meet the accuracy of animal temperature sensing, chopping technique and dynamic element matching are adopted. 
Design of the AFE of BJT-based Temperature Sensor
Bias Circuit Design Fig. 2 shows the circuit diagram of the proposed bias circuit. The error caused by curvature of V BE decreases as the temperature dependent of the bias current I bias increases, so a PTAT bias circuit is used. Two diode-connected PNPs Q BL and Q BR are biased at 1:5 current ratio. A feedback loop is established around two-stage miller operational transconductance amplifier (OTA). As a result, the bias current I bias can be expressed as follows:
(1) Since a substrate PNP transistor must be biased via its emitter, the resistor R bias2 , whose resistance is one fifth of that of R bias1 , is added to ensure that V BE is independent of the current gain β of the transistor [8] . Cascade current mirror has been used to improve the PSRR and decrease the capacitance load of the OTA, which reduces the performance requirements and the power consumption. The startup circuit ensures that the bias circuit operates as above just described, separating from the unwanted operation point. Offsets of the OTA introduce spread in V BE , so the chopping technique is used. The amplifier is chopped synchronously with a clock signal clk. The input chopper determines whether the offset voltage is added to positive or negative input port. The output chopper maintains negative feedback. The Miller stage acts as a low-pass filter, which removes the post low-pass filter [9] .
To reduce the power consumption, a novel enable control circuit is proposed. When the measurement is not required, EN is invalid (EN=0). The voltage V B1 rises to the supply voltage, while the voltage V G drops to the ground voltage. Moreover, the bias current path from the supply to the ground is cut off. The collective control of EN and its inverted signal ENB dramatically decreases the power consumption and the transition time.
To optimize the power consumption of the OTA, the g m /I D methodology is used [10] . The g m /I D parameter is the ratio between the transconductance g m and the drain current I D . Fig. 3 shows the design flow of the OTA based on the g m /I D methodology. Iteration is used to minimize the power consumption with MATLAB to obtain the sizing parameters. However, the iteration ignores the topology of the OTA, leading to some invalid parameters. Thus the topological constraints are required to filter out the invalid parameters.
To further reduce the power consumption, the self-biasing scheme is used. The PTAT bias current is provided to the OTA, so the conventional bias current with the OTA is not needed. This topology reduces the power consumption and die size. 
Bipolar Core Design
As shown in Fig. 4 , these temperature-dependent voltages V BE and ΔV BE can be generated by biasing two identical PNPs at 1:5 current ratio. However, mismatches between these two current sources limit the 1:5 current ratio, which impacts the accuracy of ΔV BE . Therefore, DEM is required to average out these mismatches [9] . 
Simulation
Fig . 5 shows the transient simulation results at 27°C when the supply circuit voltage is 1.8V and the chopping frequency is set to 25kHz. When the enable signal EN is invalid (EN=0V), the current is less than 1μA. When EN changes from 0 to 1.8V at 80us, V BEL , the base-emitter voltage of Q L, remains stable after 10us. When 10us of transition time has elapsed, the total current I tot is about 2.6μA and these temperature-dependent voltages, V BEL and V BER , are stable. It can be demonstrated that the enable circuit works as expected. As shown in Fig. 7 , the PSRR is about 50dB at DC and 37dB at 1MHz respectively, which shows a good rejection of the fluctuation of the power supply. 
Conclusions
The chip has taped out in SMIC using 0.18μm CMOS technology. Fig. 8 shows the layout of the AFE. The die size is 480μm×460μm. The current is 2.6μA under 1.8V power supply, and the current is 1μA when the circuit is disabled. The temperature characteristics of the CTAT and PTAT voltage are almost linear. The inaccuracy of the PTAT voltage is about 0.6°C from 25°C to 45°C. The PSRR is about 50dB at 1Hz and 37dB at 1MHz respectively. 
